|
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607 |
- !!omap
- - ADC0_CR:
- fields: !!omap
- - SEL:
- access: rw
- description: Selects which of the ADCn_[7:0] inputs are to be sampled and
- converted
- lsb: 0
- reset_value: '0'
- width: 8
- - CLKDIV:
- access: rw
- description: The ADC clock is divided by the CLKDIV value plus one to produce
- the clock for the A/D converter
- lsb: 8
- reset_value: '0'
- width: 8
- - BURST:
- access: rw
- description: Controls Burst mode
- lsb: 16
- reset_value: '0'
- width: 1
- - CLKS:
- access: rw
- description: This field selects the number of clocks used for each conversion
- in Burst mode and the number of bits of accuracy of the result in the LS
- bits of ADDR, between 11 clocks (10 bits) and 4 clocks (3 bits).
- lsb: 17
- reset_value: '0'
- width: 3
- - PDN:
- access: rw
- description: Power mode
- lsb: 21
- reset_value: '0'
- width: 1
- - START:
- access: rw
- description: Controls the start of an A/D conversion when the BURST bit is
- 0
- lsb: 24
- reset_value: '0'
- width: 3
- - EDGE:
- access: rw
- description: Controls rising or falling edge on the selected signal for the
- start of a conversion
- lsb: 27
- reset_value: '0'
- width: 1
- - ADC1_CR:
- fields: !!omap
- - SEL:
- access: rw
- description: Selects which of the ADCn_[7:0] inputs are to be sampled and
- converted
- lsb: 0
- reset_value: '0'
- width: 8
- - CLKDIV:
- access: rw
- description: The ADC clock is divided by the CLKDIV value plus one to produce
- the clock for the A/D converter
- lsb: 8
- reset_value: '0'
- width: 8
- - BURST:
- access: rw
- description: Controls Burst mode
- lsb: 16
- reset_value: '0'
- width: 1
- - CLKS:
- access: rw
- description: This field selects the number of clocks used for each conversion
- in Burst mode and the number of bits of accuracy of the result in the LS
- bits of ADDR, between 11 clocks (10 bits) and 4 clocks (3 bits).
- lsb: 17
- reset_value: '0'
- width: 3
- - PDN:
- access: rw
- description: Power mode
- lsb: 21
- reset_value: '0'
- width: 1
- - START:
- access: rw
- description: Controls the start of an A/D conversion when the BURST bit is
- 0
- lsb: 24
- reset_value: '0'
- width: 3
- - EDGE:
- access: rw
- description: Controls rising or falling edge on the selected signal for the
- start of a conversion
- lsb: 27
- reset_value: '0'
- width: 1
- - ADC0_GDR:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADCn pin selected by the SEL field, divided by the reference
- voltage on the VDDA pin
- lsb: 6
- reset_value: '0'
- width: 10
- - CHN:
- access: r
- description: These bits contain the channel from which the LS bits were converted
- lsb: 24
- reset_value: '0'
- width: 3
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an analog-to-digital conversion completes.
- It is cleared when this register is read and when the AD0/1CR register is
- written
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_GDR:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADCn pin selected by the SEL field, divided by the reference
- voltage on the VDDA pin
- lsb: 6
- reset_value: '0'
- width: 10
- - CHN:
- access: r
- description: These bits contain the channel from which the LS bits were converted
- lsb: 24
- reset_value: '0'
- width: 3
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an analog-to-digital conversion completes.
- It is cleared when this register is read and when the AD0/1CR register is
- written
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_INTEN:
- fields: !!omap
- - ADINTEN:
- access: rw
- description: These bits allow control over which A/D channels generate interrupts
- for conversion completion
- lsb: 0
- reset_value: '0'
- width: 8
- - ADGINTEN:
- access: rw
- description: When 1, enables the global DONE flag in ADDR to generate an interrupt.
- When 0, only the individual A/D channels enabled by ADINTEN 7:0 will generate
- interrupts.
- lsb: 8
- reset_value: '1'
- width: 1
- - ADC1_INTEN:
- fields: !!omap
- - ADINTEN:
- access: rw
- description: These bits allow control over which A/D channels generate interrupts
- for conversion completion
- lsb: 0
- reset_value: '0'
- width: 8
- - ADGINTEN:
- access: rw
- description: When 1, enables the global DONE flag in ADDR to generate an interrupt.
- When 0, only the individual A/D channels enabled by ADINTEN 7:0 will generate
- interrupts.
- lsb: 8
- reset_value: '1'
- width: 1
- - ADC0_DR0:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC0 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR0:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC0 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR1:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC1 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR1:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC1 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR2:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC2 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR2:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC2 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR3:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC3 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR3:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC3 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR4:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC4 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR4:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC4 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR5:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC5 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR5:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC5 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR6:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC6 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR6:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC6 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_DR7:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC7 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC1_DR7:
- fields: !!omap
- - V_VREF:
- access: r
- description: When DONE is 1, this field contains a binary fraction representing
- the voltage on the ADC7 pin divided by the reference voltage on the VDDA
- pin
- lsb: 6
- reset_value: '0'
- width: 10
- - OVERRUN:
- access: r
- description: This bit is 1 in burst mode if the results of one or more conversions
- was (were) lost and overwritten before the conversion that produced the
- result in the V_VREF bits in this register.
- lsb: 30
- reset_value: '0'
- width: 1
- - DONE:
- access: r
- description: This bit is set to 1 when an A/D conversion completes.
- lsb: 31
- reset_value: '0'
- width: 1
- - ADC0_STAT:
- fields: !!omap
- - DONE:
- access: r
- description: These bits mirror the DONE status flags that appear in the result
- register for each A/D channel.
- lsb: 0
- reset_value: '0'
- width: 8
- - OVERRUN:
- access: r
- description: These bits mirror the OVERRRUN status flags that appear in the
- result register for each A/D channel.
- lsb: 8
- reset_value: '0'
- width: 8
- - ADINT:
- access: r
- description: This bit is the A/D interrupt flag. It is one when any of the
- individual A/D channel Done flags is asserted and enabled to contribute
- to the A/D interrupt via the ADINTEN register.
- lsb: 16
- reset_value: '0'
- width: 1
|