25'ten fazla konu seçemezsiniz Konular bir harf veya rakamla başlamalı, kısa çizgiler ('-') içerebilir ve en fazla 35 karakter uzunluğunda olabilir.

1 yıl önce
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. !!omap
  2. - ATIMER_DOWNCOUNTER:
  3. fields: !!omap
  4. - CVAL:
  5. access: rw
  6. description: When equal to zero an interrupt is raised
  7. lsb: 0
  8. reset_value: '0'
  9. width: 16
  10. - ATIMER_PRESET:
  11. fields: !!omap
  12. - PRESETVAL:
  13. access: rw
  14. description: Value loaded in DOWNCOUNTER when DOWNCOUNTER equals zero
  15. lsb: 0
  16. reset_value: '0'
  17. width: 16
  18. - ATIMER_CLR_EN:
  19. fields: !!omap
  20. - CLR_EN:
  21. access: w
  22. description: Writing a 1 to this bit clears the interrupt enable bit in the
  23. ENABLE register
  24. lsb: 0
  25. reset_value: '0'
  26. width: 1
  27. - ATIMER_SET_EN:
  28. fields: !!omap
  29. - SET_EN:
  30. access: w
  31. description: Writing a 1 to this bit sets the interrupt enable bit in the
  32. ENABLE register
  33. lsb: 0
  34. reset_value: '0'
  35. width: 1
  36. - ATIMER_STATUS:
  37. fields: !!omap
  38. - STAT:
  39. access: r
  40. description: A 1 in this bit shows that the STATUS interrupt has been raised
  41. lsb: 0
  42. reset_value: '0'
  43. width: 1
  44. - ATIMER_ENABLE:
  45. fields: !!omap
  46. - ENA:
  47. access: r
  48. description: A 1 in this bit shows that the STATUS interrupt has been enabled
  49. and that the STATUS interrupt request signal is asserted when STAT = 1 in
  50. the STATUS register
  51. lsb: 0
  52. reset_value: '0'
  53. width: 1
  54. - ATIMER_CLR_STAT:
  55. fields: !!omap
  56. - CSTAT:
  57. access: w
  58. description: Writing a 1 to this bit clears the STATUS interrupt bit in the
  59. STATUS register
  60. lsb: 0
  61. reset_value: '0'
  62. width: 1
  63. - ATIMER_SET_STAT:
  64. fields: !!omap
  65. - SSTAT:
  66. access: w
  67. description: Writing a 1 to this bit sets the STATUS interrupt bit in the
  68. STATUS register
  69. lsb: 0
  70. reset_value: '0'
  71. width: 1