|
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937 |
- !!omap
- - CGU_FREQ_MON:
- fields: !!omap
- - RCNT:
- access: rw
- description: 9-bit reference clock-counter value
- lsb: 0
- reset_value: '0'
- width: 9
- - FCNT:
- access: r
- description: 14-bit selected clock-counter value
- lsb: 9
- reset_value: '0'
- width: 14
- - MEAS:
- access: rw
- description: Measure frequency
- lsb: 23
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock-source selection for the clock to be measured
- lsb: 24
- reset_value: '0'
- width: 5
- - CGU_XTAL_OSC_CTRL:
- fields: !!omap
- - ENABLE:
- access: rw
- description: Oscillator-pad enable
- lsb: 0
- reset_value: '1'
- width: 1
- - BYPASS:
- access: rw
- description: Configure crystal operation or external-clock input pin XTAL1
- lsb: 1
- reset_value: '0'
- width: 1
- - HF:
- access: rw
- description: Select frequency range
- lsb: 2
- reset_value: '1'
- width: 1
- - CGU_PLL0USB_STAT:
- fields: !!omap
- - LOCK:
- access: r
- description: PLL0 lock indicator
- lsb: 0
- reset_value: '0'
- width: 1
- - FR:
- access: r
- description: PLL0 free running indicator
- lsb: 1
- reset_value: '0'
- width: 1
- - CGU_PLL0USB_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: PLL0 power down
- lsb: 0
- reset_value: '1'
- width: 1
- - BYPASS:
- access: rw
- description: Input clock bypass control
- lsb: 1
- reset_value: '1'
- width: 1
- - DIRECTI:
- access: rw
- description: PLL0 direct input
- lsb: 2
- reset_value: '0'
- width: 1
- - DIRECTO:
- access: rw
- description: PLL0 direct output
- lsb: 3
- reset_value: '0'
- width: 1
- - CLKEN:
- access: rw
- description: PLL0 clock enable
- lsb: 4
- reset_value: '0'
- width: 1
- - FRM:
- access: rw
- description: Free running mode
- lsb: 6
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_PLL0USB_MDIV:
- fields: !!omap
- - MDEC:
- access: rw
- description: Decoded M-divider coefficient value
- lsb: 0
- reset_value: '0x5B6A'
- width: 17
- - SELP:
- access: rw
- description: Bandwidth select P value
- lsb: 17
- reset_value: '0x1C'
- width: 5
- - SELI:
- access: rw
- description: Bandwidth select I value
- lsb: 22
- reset_value: '0x17'
- width: 6
- - SELR:
- access: rw
- description: Bandwidth select R value
- lsb: 28
- reset_value: '0x0'
- width: 4
- - CGU_PLL0USB_NP_DIV:
- fields: !!omap
- - PDEC:
- access: rw
- description: Decoded P-divider coefficient value
- lsb: 0
- reset_value: '0x02'
- width: 7
- - NDEC:
- access: rw
- description: Decoded N-divider coefficient value
- lsb: 12
- reset_value: '0xB1'
- width: 10
- - CGU_PLL0AUDIO_STAT:
- fields: !!omap
- - LOCK:
- access: r
- description: PLL0 lock indicator
- lsb: 0
- reset_value: '0'
- width: 1
- - FR:
- access: r
- description: PLL0 free running indicator
- lsb: 1
- reset_value: '0'
- width: 1
- - CGU_PLL0AUDIO_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: PLL0 power down
- lsb: 0
- reset_value: '1'
- width: 1
- - BYPASS:
- access: rw
- description: Input clock bypass control
- lsb: 1
- reset_value: '1'
- width: 1
- - DIRECTI:
- access: rw
- description: PLL0 direct input
- lsb: 2
- reset_value: '0'
- width: 1
- - DIRECTO:
- access: rw
- description: PLL0 direct output
- lsb: 3
- reset_value: '0'
- width: 1
- - CLKEN:
- access: rw
- description: PLL0 clock enable
- lsb: 4
- reset_value: '0'
- width: 1
- - FRM:
- access: rw
- description: Free running mode
- lsb: 6
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - PLLFRACT_REQ:
- access: rw
- description: Fractional PLL word write request
- lsb: 12
- reset_value: '0'
- width: 1
- - SEL_EXT:
- access: rw
- description: Select fractional divider
- lsb: 13
- reset_value: '0'
- width: 1
- - MOD_PD:
- access: rw
- description: Sigma-Delta modulator power-down
- lsb: 14
- reset_value: '1'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_PLL0AUDIO_MDIV:
- fields: !!omap
- - MDEC:
- access: rw
- description: Decoded M-divider coefficient value
- lsb: 0
- reset_value: '0x5B6A'
- width: 17
- - CGU_PLL0AUDIO_NP_DIV:
- fields: !!omap
- - PDEC:
- access: rw
- description: Decoded P-divider coefficient value
- lsb: 0
- reset_value: '0x02'
- width: 7
- - NDEC:
- access: rw
- description: Decoded N-divider coefficient value
- lsb: 12
- reset_value: '0xB1'
- width: 10
- - CGU_PLLAUDIO_FRAC:
- fields: !!omap
- - PLLFRACT_CTRL:
- access: rw
- description: PLL fractional divider control word
- lsb: 0
- reset_value: '0x00'
- width: 22
- - CGU_PLL1_STAT:
- fields: !!omap
- - LOCK:
- access: r
- description: PLL1 lock indicator
- lsb: 0
- reset_value: '0'
- width: 1
- - CGU_PLL1_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: PLL1 power down
- lsb: 0
- reset_value: '1'
- width: 1
- - BYPASS:
- access: rw
- description: Input clock bypass control
- lsb: 1
- reset_value: '1'
- width: 1
- - FBSEL:
- access: rw
- description: PLL feedback select
- lsb: 6
- reset_value: '0'
- width: 1
- - DIRECT:
- access: rw
- description: PLL direct CCO output
- lsb: 7
- reset_value: '0'
- width: 1
- - PSEL:
- access: rw
- description: Post-divider division ratio P
- lsb: 8
- reset_value: '0x1'
- width: 2
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - NSEL:
- access: rw
- description: Pre-divider division ratio N
- lsb: 12
- reset_value: '0x2'
- width: 2
- - MSEL:
- access: rw
- description: Feedback-divider division ratio (M)
- lsb: 16
- reset_value: '0x18'
- width: 8
- - CLK_SEL:
- access: rw
- description: Clock-source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_IDIVA_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: Integer divider power down
- lsb: 0
- reset_value: '0'
- width: 1
- - IDIV:
- access: rw
- description: Integer divider A divider value (1/(IDIV + 1))
- lsb: 2
- reset_value: '0x0'
- width: 2
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_IDIVB_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: Integer divider power down
- lsb: 0
- reset_value: '0'
- width: 1
- - IDIV:
- access: rw
- description: Integer divider B divider value (1/(IDIV + 1))
- lsb: 2
- reset_value: '0x0'
- width: 4
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_IDIVC_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: Integer divider power down
- lsb: 0
- reset_value: '0'
- width: 1
- - IDIV:
- access: rw
- description: Integer divider C divider value (1/(IDIV + 1))
- lsb: 2
- reset_value: '0x0'
- width: 4
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_IDIVD_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: Integer divider power down
- lsb: 0
- reset_value: '0'
- width: 1
- - IDIV:
- access: rw
- description: Integer divider D divider value (1/(IDIV + 1))
- lsb: 2
- reset_value: '0x0'
- width: 4
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_IDIVE_CTRL:
- fields: !!omap
- - PD:
- access: rw
- description: Integer divider power down
- lsb: 0
- reset_value: '0'
- width: 1
- - IDIV:
- access: rw
- description: Integer divider E divider value (1/(IDIV + 1))
- lsb: 2
- reset_value: '0x00'
- width: 8
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_SAFE_CLK:
- fields: !!omap
- - PD:
- access: r
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: r
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: r
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_USB0_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x07'
- width: 5
- - CGU_BASE_PERIPH_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_USB1_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_M4_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_SPIFI_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_SPI_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_PHY_RX_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_PHY_TX_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_APB1_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_APB3_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_LCD_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_VADC_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_SDIO_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_SSP0_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_SSP1_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_UART0_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_UART1_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_UART2_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_UART3_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_OUT_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_APLL_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_CGU_OUT0_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
- - CGU_BASE_CGU_OUT1_CLK:
- fields: !!omap
- - PD:
- access: rw
- description: Output stage power down
- lsb: 0
- reset_value: '0'
- width: 1
- - AUTOBLOCK:
- access: rw
- description: Block clock automatically during frequency change
- lsb: 11
- reset_value: '0'
- width: 1
- - CLK_SEL:
- access: rw
- description: Clock source selection
- lsb: 24
- reset_value: '0x01'
- width: 5
|