|
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959 |
- !!omap
- - EVENTROUTER_HILO:
- fields: !!omap
- - WAKEUP0_L:
- access: rw
- description: Level detect mode for WAKEUP0 event
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_L:
- access: rw
- description: Level detect mode for WAKEUP1 event
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_L:
- access: rw
- description: Level detect mode for WAKEUP2 event
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_L:
- access: rw
- description: Level detect mode for WAKEUP3 event
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_L:
- access: rw
- description: Level detect mode for alarm timer event
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_L:
- access: rw
- description: Level detect mode for RTC event
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_L:
- access: rw
- description: Level detect mode for BOD event
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_L:
- access: rw
- description: Level detect mode for WWDT event
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_L:
- access: rw
- description: Level detect mode for Ethernet event
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_L:
- access: rw
- description: Level detect mode for USB0 event
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_L:
- access: rw
- description: Level detect mode for USB1 event
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMMC_L:
- access: rw
- description: Level detect mode for SD/MMC event
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_L:
- access: rw
- description: Level detect mode for C_CAN event
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_L:
- access: rw
- description: Level detect mode for combined timer output 2 event
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_L:
- access: rw
- description: Level detect mode for combined timer output 6 event
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_L:
- access: rw
- description: Level detect mode for QEI event
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_L:
- access: rw
- description: Level detect mode for combined timer output 14 event
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_L:
- access: rw
- description: Level detect mode for Reset
- lsb: 19
- reset_value: '0'
- width: 1
- - EVENTROUTER_EDGE:
- fields: !!omap
- - WAKEUP0_E:
- access: rw
- description: Edge/Level detect mode for WAKEUP0 event
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_E:
- access: rw
- description: Edge/Level detect mode for WAKEUP1 event
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_E:
- access: rw
- description: Edge/Level detect mode for WAKEUP2 event
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_E:
- access: rw
- description: Edge/Level detect mode for WAKEUP3 event
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_E:
- access: rw
- description: Edge/Level detect mode for alarm timer event
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_E:
- access: rw
- description: Edge/Level detect mode for RTC event
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_E:
- access: rw
- description: Edge/Level detect mode for BOD event
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_E:
- access: rw
- description: Edge/Level detect mode for WWDT event
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_E:
- access: rw
- description: Edge/Level detect mode for Ethernet event
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_E:
- access: rw
- description: Edge/Level detect mode for USB0 event
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_E:
- access: rw
- description: Edge/Level detect mode for USB1 event
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMMC_E:
- access: rw
- description: Edge/Level detect mode for SD/MMC event
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_E:
- access: rw
- description: Edge/Level detect mode for C_CAN event
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_E:
- access: rw
- description: Edge/Level detect mode for combined timer output 2 event
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_E:
- access: rw
- description: Edge/Level detect mode for combined timer output 6 event
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_E:
- access: rw
- description: Edge/Level detect mode for QEI event
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_E:
- access: rw
- description: Edge/Level detect mode for combined timer output 14 event
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_E:
- access: rw
- description: Edge/Level detect mode for Reset
- lsb: 19
- reset_value: '0'
- width: 1
- - EVENTROUTER_CLR_EN:
- fields: !!omap
- - WAKEUP0_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 0 in the
- ENABLE register
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 1 in the
- ENABLE register
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 2 in the
- ENABLE register
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 3 in the
- ENABLE register
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 4 in the
- ENABLE register
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 5 in the
- ENABLE register
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 6 in the
- ENABLE register
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 7 in the
- ENABLE register
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 8 in the
- ENABLE register
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 9 in the
- ENABLE register
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 10 in the
- ENABLE register
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMCC_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 11 in the
- ENABLE register
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 12 in the
- ENABLE register
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 13 in the
- ENABLE register
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 14 in the
- ENABLE register
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 15 in the
- ENABLE register
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 16 in the
- ENABLE register
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_CLREN:
- access: w
- description: Writing a 1 to this bit clears the event enable bit 19 in the
- ENABLE register
- lsb: 19
- reset_value: '0'
- width: 1
- - EVENTROUTER_SET_EN:
- fields: !!omap
- - WAKEUP0_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 0 in the ENABLE
- register
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 1 in the ENABLE
- register
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 2 in the ENABLE
- register
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 3 in the ENABLE
- register
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 4 in the ENABLE
- register
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 5 in the ENABLE
- register
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 6 in the ENABLE
- register
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 7 in the ENABLE
- register
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 8 in the ENABLE
- register
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 9 in the ENABLE
- register
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 10 in the ENABLE
- register
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMCC_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 11 in the ENABLE
- register
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 12 in the ENABLE
- register
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 13 in the ENABLE
- register
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 14 in the ENABLE
- register
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 15 in the ENABLE
- register
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 16 in the ENABLE
- register
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_SETEN:
- access: w
- description: Writing a 1 to this bit sets the event enable bit 19 in the ENABLE
- register
- lsb: 19
- reset_value: '0'
- width: 1
- - EVENTROUTER_STATUS:
- fields: !!omap
- - WAKEUP0_ST:
- access: r
- description: A 1 in this bit shows that the WAKEUP0 event has been raised
- lsb: 0
- reset_value: '1'
- width: 1
- - WAKEUP1_ST:
- access: r
- description: A 1 in this bit shows that the WAKEUP1 event has been raised
- lsb: 1
- reset_value: '1'
- width: 1
- - WAKEUP2_ST:
- access: r
- description: A 1 in this bit shows that the WAKEUP2 event has been raised
- lsb: 2
- reset_value: '1'
- width: 1
- - WAKEUP3_ST:
- access: r
- description: A 1 in this bit shows that the WAKEUP3 event has been raised
- lsb: 3
- reset_value: '1'
- width: 1
- - ATIMER_ST:
- access: r
- description: A 1 in this bit shows that the ATIMER event has been raised
- lsb: 4
- reset_value: '1'
- width: 1
- - RTC_ST:
- access: r
- description: A 1 in this bit shows that the RTC event has been raised
- lsb: 5
- reset_value: '1'
- width: 1
- - BOD_ST:
- access: r
- description: A 1 in this bit shows that the BOD event has been raised
- lsb: 6
- reset_value: '1'
- width: 1
- - WWDT_ST:
- access: r
- description: A 1 in this bit shows that the WWDT event has been raised
- lsb: 7
- reset_value: '1'
- width: 1
- - ETH_ST:
- access: r
- description: A 1 in this bit shows that the ETH event has been raised
- lsb: 8
- reset_value: '1'
- width: 1
- - USB0_ST:
- access: r
- description: A 1 in this bit shows that the USB0 event has been raised
- lsb: 9
- reset_value: '1'
- width: 1
- - USB1_ST:
- access: r
- description: A 1 in this bit shows that the USB1 event has been raised
- lsb: 10
- reset_value: '1'
- width: 1
- - SDMMC_ST:
- access: r
- description: A 1 in this bit shows that the SDMMC event has been raised
- lsb: 11
- reset_value: '1'
- width: 1
- - CAN_ST:
- access: r
- description: A 1 in this bit shows that the CAN event has been raised
- lsb: 12
- reset_value: '1'
- width: 1
- - TIM2_ST:
- access: r
- description: A 1 in this bit shows that the combined timer 2 output event
- has been raised
- lsb: 13
- reset_value: '1'
- width: 1
- - TIM6_ST:
- access: r
- description: A 1 in this bit shows that the combined timer 6 output event
- has been raised
- lsb: 14
- reset_value: '1'
- width: 1
- - QEI_ST:
- access: r
- description: A 1 in this bit shows that the QEI event has been raised
- lsb: 15
- reset_value: '1'
- width: 1
- - TIM14_ST:
- access: r
- description: A 1 in this bit shows that the combined timer 14 output event
- has been raised
- lsb: 16
- reset_value: '1'
- width: 1
- - RESET_ST:
- access: r
- description: A 1 in this bit shows that the reset event has been raised
- lsb: 19
- reset_value: '1'
- width: 1
- - EVENTROUTER_ENABLE:
- fields: !!omap
- - WAKEUP0_EN:
- access: r
- description: A 1 in this bit shows that the WAKEUP0 event has been enabled
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_EN:
- access: r
- description: A 1 in this bit shows that the WAKEUP1 event has been enabled
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_EN:
- access: r
- description: A 1 in this bit shows that the WAKEUP2 event has been enabled
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_EN:
- access: r
- description: A 1 in this bit shows that the WAKEUP3 event has been enabled
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_EN:
- access: r
- description: A 1 in this bit shows that the ATIMER event has been enabled
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_EN:
- access: r
- description: A 1 in this bit shows that the RTC event has been enabled
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_EN:
- access: r
- description: A 1 in this bit shows that the BOD event has been enabled
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_EN:
- access: r
- description: A 1 in this bit shows that the WWDT event has been enabled
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_EN:
- access: r
- description: A 1 in this bit shows that the ETH event has been enabled
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_EN:
- access: r
- description: A 1 in this bit shows that the USB0 event has been enabled
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_EN:
- access: r
- description: A 1 in this bit shows that the USB1 event has been enabled
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMMC_EN:
- access: r
- description: A 1 in this bit shows that the SDMMC event has been enabled
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_EN:
- access: r
- description: A 1 in this bit shows that the CAN event has been enabled
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_EN:
- access: r
- description: A 1 in this bit shows that the combined timer 2 output event
- has been enabled
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_EN:
- access: r
- description: A 1 in this bit shows that the combined timer 6 output event
- has been enabled
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_EN:
- access: r
- description: A 1 in this bit shows that the QEI event has been enabled
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_EN:
- access: r
- description: A 1 in this bit shows that the combined timer 14 output event
- has been enabled
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_EN:
- access: r
- description: A 1 in this bit shows that the reset event has been enabled
- lsb: 19
- reset_value: '0'
- width: 1
- - EVENTROUTER_CLR_STAT:
- fields: !!omap
- - WAKEUP0_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 0 in the
- STATUS register
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 1 in the
- STATUS register
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 2 in the
- STATUS register
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 3 in the
- STATUS register
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 4 in the
- STATUS register
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 5 in the
- STATUS register
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 6 in the
- STATUS register
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 7 in the
- STATUS register
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 8 in the
- STATUS register
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 9 in the
- STATUS register
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 10 in the
- STATUS register
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMCC_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 11 in the
- STATUS register
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 12 in the
- STATUS register
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 13 in the
- STATUS register
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 14 in the
- STATUS register
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 15 in the
- STATUS register
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 16 in the
- STATUS register
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_CLRST:
- access: w
- description: Writing a 1 to this bit clears the STATUS event bit 19 in the
- STATUS register
- lsb: 19
- reset_value: '0'
- width: 1
- - EVENTROUTER_SET_STAT:
- fields: !!omap
- - WAKEUP0_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 0 in the STATUS
- register
- lsb: 0
- reset_value: '0'
- width: 1
- - WAKEUP1_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 1 in the STATUS
- register
- lsb: 1
- reset_value: '0'
- width: 1
- - WAKEUP2_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 2 in the STATUS
- register
- lsb: 2
- reset_value: '0'
- width: 1
- - WAKEUP3_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 3 in the STATUS
- register
- lsb: 3
- reset_value: '0'
- width: 1
- - ATIMER_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 4 in the STATUS
- register
- lsb: 4
- reset_value: '0'
- width: 1
- - RTC_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 5 in the STATUS
- register
- lsb: 5
- reset_value: '0'
- width: 1
- - BOD_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 6 in the STATUS
- register
- lsb: 6
- reset_value: '0'
- width: 1
- - WWDT_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 7 in the STATUS
- register
- lsb: 7
- reset_value: '0'
- width: 1
- - ETH_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 8 in the STATUS
- register
- lsb: 8
- reset_value: '0'
- width: 1
- - USB0_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 9 in the STATUS
- register
- lsb: 9
- reset_value: '0'
- width: 1
- - USB1_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 10 in the STATUS
- register
- lsb: 10
- reset_value: '0'
- width: 1
- - SDMCC_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 11 in the STATUS
- register
- lsb: 11
- reset_value: '0'
- width: 1
- - CAN_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 12 in the STATUS
- register
- lsb: 12
- reset_value: '0'
- width: 1
- - TIM2_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 13 in the STATUS
- register
- lsb: 13
- reset_value: '0'
- width: 1
- - TIM6_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 14 in the STATUS
- register
- lsb: 14
- reset_value: '0'
- width: 1
- - QEI_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 15 in the STATUS
- register
- lsb: 15
- reset_value: '0'
- width: 1
- - TIM14_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 16 in the STATUS
- register
- lsb: 16
- reset_value: '0'
- width: 1
- - RESET_SETST:
- access: w
- description: Writing a 1 to this bit sets the STATUS event bit 19 in the STATUS
- register
- lsb: 19
- reset_value: '0'
- width: 1
|