mirror of
https://github.com/henrydcase/pqc.git
synced 2024-11-24 00:11:27 +00:00
b3f9d4f8d6
* Add McEliece reference implementations * Add Vec implementations of McEliece * Add sse implementations * Add AVX2 implementations * Get rid of stuff not supported by Mac ABI * restrict to two cores * Ditch .data files * Remove .hidden from all .S files * speed up duplicate consistency tests by batching * make cpuinfo more robust * Hope to stabilize macos cpuinfo without ccache * Revert "Hope to stabilize macos cpuinfo without ccache" This reverts commit 6129c3cabe1abbc8b956bc87e902a698e32bf322. * Just hardcode what's available at travis * Fixed-size types in api.h * namespace all header files in mceliece * Ditch operations.h * Get rid of static inline functions * fixup! Ditch operations.h
355 lines
8.4 KiB
ArmAsm
355 lines
8.4 KiB
ArmAsm
|
|
# qhasm: int64 input_0
|
|
|
|
# qhasm: int64 input_1
|
|
|
|
# qhasm: int64 input_2
|
|
|
|
# qhasm: int64 input_3
|
|
|
|
# qhasm: int64 input_4
|
|
|
|
# qhasm: int64 input_5
|
|
|
|
# qhasm: stack64 input_6
|
|
|
|
# qhasm: stack64 input_7
|
|
|
|
# qhasm: int64 caller_r11
|
|
|
|
# qhasm: int64 caller_r12
|
|
|
|
# qhasm: int64 caller_r13
|
|
|
|
# qhasm: int64 caller_r14
|
|
|
|
# qhasm: int64 caller_r15
|
|
|
|
# qhasm: int64 caller_rbx
|
|
|
|
# qhasm: int64 caller_rbp
|
|
|
|
# qhasm: int64 s0
|
|
|
|
# qhasm: int64 s1
|
|
|
|
# qhasm: enter update_asm
|
|
.p2align 5
|
|
.global _PQCLEAN_MCELIECE348864F_AVX_update_asm
|
|
.global PQCLEAN_MCELIECE348864F_AVX_update_asm
|
|
_PQCLEAN_MCELIECE348864F_AVX_update_asm:
|
|
PQCLEAN_MCELIECE348864F_AVX_update_asm:
|
|
mov %rsp,%r11
|
|
and $31,%r11
|
|
add $0,%r11
|
|
sub %r11,%rsp
|
|
|
|
# qhasm: s1 = input_1
|
|
# asm 1: mov <input_1=int64#2,>s1=int64#2
|
|
# asm 2: mov <input_1=%rsi,>s1=%rsi
|
|
mov %rsi,%rsi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: s0 = mem64[ input_0 + 0 ]
|
|
# asm 1: movq 0(<input_0=int64#1),>s0=int64#4
|
|
# asm 2: movq 0(<input_0=%rdi),>s0=%rcx
|
|
movq 0(%rdi),%rcx
|
|
|
|
# qhasm: s0 = (s1 s0) >> 1
|
|
# asm 1: shrd $1,<s1=int64#2,<s0=int64#4
|
|
# asm 2: shrd $1,<s1=%rsi,<s0=%rcx
|
|
shrd $1,%rsi,%rcx
|
|
|
|
# qhasm: (uint64) s1 >>= 1
|
|
# asm 1: shr $1,<s1=int64#2
|
|
# asm 2: shr $1,<s1=%rsi
|
|
shr $1,%rsi
|
|
|
|
# qhasm: mem64[ input_0 + 0 ] = s0
|
|
# asm 1: movq <s0=int64#4,0(<input_0=int64#1)
|
|
# asm 2: movq <s0=%rcx,0(<input_0=%rdi)
|
|
movq %rcx,0(%rdi)
|
|
|
|
# qhasm: input_0 += input_2
|
|
# asm 1: add <input_2=int64#3,<input_0=int64#1
|
|
# asm 2: add <input_2=%rdx,<input_0=%rdi
|
|
add %rdx,%rdi
|
|
|
|
# qhasm: return
|
|
add %r11,%rsp
|
|
ret
|